|
@@ -35,7 +35,9 @@
|
|
|
#define STM32_DMA_STREAM_ID(peripheral, channel) GD32_DMA_STREAM_ID(peripheral - 1, channel - 1)
|
|
|
#define STM32_DMA_CR_DIR_M2P GD32_DMA_CTL_DIR_M2P
|
|
|
#define STM32_DMA_CR_PSIZE_WORD GD32_DMA_CTL_PWIDTH_WORD
|
|
|
+#define STM32_DMA_CR_PSIZE_HWORD GD32_DMA_CTL_PWIDTH_HWORD
|
|
|
#define STM32_DMA_CR_MSIZE_WORD GD32_DMA_CTL_MWIDTH_WORD
|
|
|
+#define STM32_DMA_CR_MSIZE_BYTE GD32_DMA_CTL_MWIDTH_BYTE
|
|
|
#define STM32_DMA_CR_MINC GD32_DMA_CTL_MNAGA
|
|
|
#define STM32_DMA_CR_CIRC GD32_DMA_CTL_CMEN
|
|
|
#define STM32_DMA_CR_PL GD32_DMA_CTL_PRIO
|