is31fl3733.c 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260
  1. /* Copyright 2017 Jason Williams
  2. * Copyright 2018 Jack Humbert
  3. * Copyright 2018 Yiancar
  4. * Copyright 2021 Doni Crosby
  5. *
  6. * This program is free software: you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation, either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #include "is31fl3733.h"
  20. #include "i2c_master.h"
  21. #include "wait.h"
  22. // This is a 7-bit address, that gets left-shifted and bit 0
  23. // set to 0 for write, 1 for read (as per I2C protocol)
  24. // The address will vary depending on your wiring:
  25. // 00 <-> GND
  26. // 01 <-> SCL
  27. // 10 <-> SDA
  28. // 11 <-> VCC
  29. // ADDR1 represents A1:A0 of the 7-bit address.
  30. // ADDR2 represents A3:A2 of the 7-bit address.
  31. // The result is: 0b101(ADDR2)(ADDR1)
  32. #define ISSI_ADDR_DEFAULT 0x50
  33. #define ISSI_COMMANDREGISTER 0xFD
  34. #define ISSI_COMMANDREGISTER_WRITELOCK 0xFE
  35. #define ISSI_INTERRUPTMASKREGISTER 0xF0
  36. #define ISSI_INTERRUPTSTATUSREGISTER 0xF1
  37. #define ISSI_PAGE_LEDCONTROL 0x00 // PG0
  38. #define ISSI_PAGE_PWM 0x01 // PG1
  39. #define ISSI_PAGE_AUTOBREATH 0x02 // PG2
  40. #define ISSI_PAGE_FUNCTION 0x03 // PG3
  41. #define ISSI_REG_CONFIGURATION 0x00 // PG3
  42. #define ISSI_REG_GLOBALCURRENT 0x01 // PG3
  43. #define ISSI_REG_RESET 0x11 // PG3
  44. #define ISSI_REG_SWPULLUP 0x0F // PG3
  45. #define ISSI_REG_CSPULLUP 0x10 // PG3
  46. #ifndef ISSI_TIMEOUT
  47. # define ISSI_TIMEOUT 100
  48. #endif
  49. #ifndef ISSI_PERSISTENCE
  50. # define ISSI_PERSISTENCE 0
  51. #endif
  52. #ifndef ISSI_PWM_FREQUENCY
  53. # define ISSI_PWM_FREQUENCY 0b000 // PFS - IS31FL3733B only
  54. #endif
  55. #ifndef ISSI_SWPULLUP
  56. # define ISSI_SWPULLUP PUR_0R
  57. #endif
  58. #ifndef ISSI_CSPULLUP
  59. # define ISSI_CSPULLUP PUR_0R
  60. #endif
  61. #ifndef ISSI_GLOBALCURRENT
  62. # define ISSI_GLOBALCURRENT 0xFF
  63. #endif
  64. // Transfer buffer for TWITransmitData()
  65. uint8_t g_twi_transfer_buffer[20];
  66. // These buffers match the IS31FL3733 PWM registers.
  67. // The control buffers match the PG0 LED On/Off registers.
  68. // Storing them like this is optimal for I2C transfers to the registers.
  69. // We could optimize this and take out the unused registers from these
  70. // buffers and the transfers in IS31FL3733_write_pwm_buffer() but it's
  71. // probably not worth the extra complexity.
  72. uint8_t g_pwm_buffer[DRIVER_COUNT][192];
  73. bool g_pwm_buffer_update_required[DRIVER_COUNT] = {false};
  74. uint8_t g_led_control_registers[DRIVER_COUNT][24] = {0};
  75. bool g_led_control_registers_update_required[DRIVER_COUNT] = {false};
  76. bool IS31FL3733_write_register(uint8_t addr, uint8_t reg, uint8_t data) {
  77. // If the transaction fails function returns false.
  78. g_twi_transfer_buffer[0] = reg;
  79. g_twi_transfer_buffer[1] = data;
  80. #if ISSI_PERSISTENCE > 0
  81. for (uint8_t i = 0; i < ISSI_PERSISTENCE; i++) {
  82. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 2, ISSI_TIMEOUT) != 0) {
  83. return false;
  84. }
  85. }
  86. #else
  87. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 2, ISSI_TIMEOUT) != 0) {
  88. return false;
  89. }
  90. #endif
  91. return true;
  92. }
  93. bool IS31FL3733_write_pwm_buffer(uint8_t addr, uint8_t *pwm_buffer) {
  94. // Assumes PG1 is already selected.
  95. // If any of the transactions fails function returns false.
  96. // Transmit PWM registers in 12 transfers of 16 bytes.
  97. // g_twi_transfer_buffer[] is 20 bytes
  98. // Iterate over the pwm_buffer contents at 16 byte intervals.
  99. for (int i = 0; i < 192; i += 16) {
  100. g_twi_transfer_buffer[0] = i;
  101. // Copy the data from i to i+15.
  102. // Device will auto-increment register for data after the first byte
  103. // Thus this sets registers 0x00-0x0F, 0x10-0x1F, etc. in one transfer.
  104. for (int j = 0; j < 16; j++) {
  105. g_twi_transfer_buffer[1 + j] = pwm_buffer[i + j];
  106. }
  107. #if ISSI_PERSISTENCE > 0
  108. for (uint8_t i = 0; i < ISSI_PERSISTENCE; i++) {
  109. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 17, ISSI_TIMEOUT) != 0) {
  110. return false;
  111. }
  112. }
  113. #else
  114. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 17, ISSI_TIMEOUT) != 0) {
  115. return false;
  116. }
  117. #endif
  118. }
  119. return true;
  120. }
  121. void IS31FL3733_init(uint8_t addr, uint8_t sync) {
  122. // In order to avoid the LEDs being driven with garbage data
  123. // in the LED driver's PWM registers, shutdown is enabled last.
  124. // Set up the mode and other settings, clear the PWM registers,
  125. // then disable software shutdown.
  126. // Sync is passed so set it according to the datasheet.
  127. // Unlock the command register.
  128. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  129. // Select PG0
  130. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_LEDCONTROL);
  131. // Turn off all LEDs.
  132. for (int i = 0x00; i <= 0x17; i++) {
  133. IS31FL3733_write_register(addr, i, 0x00);
  134. }
  135. // Unlock the command register.
  136. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  137. // Select PG1
  138. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_PWM);
  139. // Set PWM on all LEDs to 0
  140. // No need to setup Breath registers to PWM as that is the default.
  141. for (int i = 0x00; i <= 0xBF; i++) {
  142. IS31FL3733_write_register(addr, i, 0x00);
  143. }
  144. // Unlock the command register.
  145. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  146. // Select PG3
  147. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_FUNCTION);
  148. // Set de-ghost pull-up resistors (SWx)
  149. IS31FL3733_write_register(addr, ISSI_REG_SWPULLUP, ISSI_SWPULLUP);
  150. // Set de-ghost pull-down resistors (CSx)
  151. IS31FL3733_write_register(addr, ISSI_REG_CSPULLUP, ISSI_CSPULLUP);
  152. // Set global current to maximum.
  153. IS31FL3733_write_register(addr, ISSI_REG_GLOBALCURRENT, ISSI_GLOBALCURRENT);
  154. // Disable software shutdown.
  155. IS31FL3733_write_register(addr, ISSI_REG_CONFIGURATION, ((sync & 0b11) << 6) | ((ISSI_PWM_FREQUENCY & 0b111) << 3) | 0x01);
  156. // Wait 10ms to ensure the device has woken up.
  157. wait_ms(10);
  158. }
  159. void IS31FL3733_set_color(int index, uint8_t red, uint8_t green, uint8_t blue) {
  160. is31_led led;
  161. if (index >= 0 && index < RGB_MATRIX_LED_COUNT) {
  162. memcpy_P(&led, (&g_is31_leds[index]), sizeof(led));
  163. g_pwm_buffer[led.driver][led.r] = red;
  164. g_pwm_buffer[led.driver][led.g] = green;
  165. g_pwm_buffer[led.driver][led.b] = blue;
  166. g_pwm_buffer_update_required[led.driver] = true;
  167. }
  168. }
  169. void IS31FL3733_set_color_all(uint8_t red, uint8_t green, uint8_t blue) {
  170. for (int i = 0; i < RGB_MATRIX_LED_COUNT; i++) {
  171. IS31FL3733_set_color(i, red, green, blue);
  172. }
  173. }
  174. void IS31FL3733_set_led_control_register(uint8_t index, bool red, bool green, bool blue) {
  175. is31_led led;
  176. memcpy_P(&led, (&g_is31_leds[index]), sizeof(led));
  177. uint8_t control_register_r = led.r / 8;
  178. uint8_t control_register_g = led.g / 8;
  179. uint8_t control_register_b = led.b / 8;
  180. uint8_t bit_r = led.r % 8;
  181. uint8_t bit_g = led.g % 8;
  182. uint8_t bit_b = led.b % 8;
  183. if (red) {
  184. g_led_control_registers[led.driver][control_register_r] |= (1 << bit_r);
  185. } else {
  186. g_led_control_registers[led.driver][control_register_r] &= ~(1 << bit_r);
  187. }
  188. if (green) {
  189. g_led_control_registers[led.driver][control_register_g] |= (1 << bit_g);
  190. } else {
  191. g_led_control_registers[led.driver][control_register_g] &= ~(1 << bit_g);
  192. }
  193. if (blue) {
  194. g_led_control_registers[led.driver][control_register_b] |= (1 << bit_b);
  195. } else {
  196. g_led_control_registers[led.driver][control_register_b] &= ~(1 << bit_b);
  197. }
  198. g_led_control_registers_update_required[led.driver] = true;
  199. }
  200. void IS31FL3733_update_pwm_buffers(uint8_t addr, uint8_t index) {
  201. if (g_pwm_buffer_update_required[index]) {
  202. // Firstly we need to unlock the command register and select PG1.
  203. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  204. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_PWM);
  205. // If any of the transactions fail we risk writing dirty PG0,
  206. // refresh page 0 just in case.
  207. if (!IS31FL3733_write_pwm_buffer(addr, g_pwm_buffer[index])) {
  208. g_led_control_registers_update_required[index] = true;
  209. }
  210. }
  211. g_pwm_buffer_update_required[index] = false;
  212. }
  213. void IS31FL3733_update_led_control_registers(uint8_t addr, uint8_t index) {
  214. if (g_led_control_registers_update_required[index]) {
  215. // Firstly we need to unlock the command register and select PG0
  216. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  217. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_LEDCONTROL);
  218. for (int i = 0; i < 24; i++) {
  219. IS31FL3733_write_register(addr, i, g_led_control_registers[index][i]);
  220. }
  221. }
  222. g_led_control_registers_update_required[index] = false;
  223. }