is31fl3741.c 9.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289
  1. /* Copyright 2017 Jason Williams
  2. * Copyright 2018 Jack Humbert
  3. * Copyright 2018 Yiancar
  4. * Copyright 2020 MelGeek
  5. *
  6. * This program is free software: you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation, either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #include "wait.h"
  20. #include "is31fl3741.h"
  21. #include <string.h>
  22. #include "i2c_master.h"
  23. #include "progmem.h"
  24. // This is a 7-bit address, that gets left-shifted and bit 0
  25. // set to 0 for write, 1 for read (as per I2C protocol)
  26. // The address will vary depending on your wiring:
  27. // 00 <-> GND
  28. // 01 <-> SCL
  29. // 10 <-> SDA
  30. // 11 <-> VCC
  31. // ADDR1 represents A1:A0 of the 7-bit address.
  32. // ADDR2 represents A3:A2 of the 7-bit address.
  33. // The result is: 0b101(ADDR2)(ADDR1)
  34. #define ISSI_ADDR_DEFAULT 0x60
  35. #define ISSI_COMMANDREGISTER 0xFD
  36. #define ISSI_COMMANDREGISTER_WRITELOCK 0xFE
  37. #define ISSI_INTERRUPTMASKREGISTER 0xF0
  38. #define ISSI_INTERRUPTSTATUSREGISTER 0xF1
  39. #define ISSI_IDREGISTER 0xFC
  40. #define ISSI_PAGE_PWM0 0x00 // PG0
  41. #define ISSI_PAGE_PWM1 0x01 // PG1
  42. #define ISSI_PAGE_SCALING_0 0x02 // PG2
  43. #define ISSI_PAGE_SCALING_1 0x03 // PG3
  44. #define ISSI_PAGE_FUNCTION 0x04 // PG4
  45. #define ISSI_REG_CONFIGURATION 0x00 // PG4
  46. #define ISSI_REG_GLOBALCURRENT 0x01 // PG4
  47. #define ISSI_REG_PULLDOWNUP 0x02 // PG4
  48. #define ISSI_REG_RESET 0x3F // PG4
  49. #ifndef ISSI_TIMEOUT
  50. # define ISSI_TIMEOUT 100
  51. #endif
  52. #ifndef ISSI_PERSISTENCE
  53. # define ISSI_PERSISTENCE 0
  54. #endif
  55. #define ISSI_MAX_LEDS 351
  56. // Transfer buffer for TWITransmitData()
  57. uint8_t g_twi_transfer_buffer[20] = {0xFF};
  58. // These buffers match the IS31FL3741 and IS31FL3741A PWM registers.
  59. // The scaling buffers match the PG2 and PG3 LED On/Off registers.
  60. // Storing them like this is optimal for I2C transfers to the registers.
  61. // We could optimize this and take out the unused registers from these
  62. // buffers and the transfers in IS31FL3741_write_pwm_buffer() but it's
  63. // probably not worth the extra complexity.
  64. uint8_t g_pwm_buffer[DRIVER_COUNT][ISSI_MAX_LEDS];
  65. bool g_pwm_buffer_update_required = false;
  66. bool g_scaling_registers_update_required[DRIVER_COUNT] = {false};
  67. uint8_t g_scaling_registers[DRIVER_COUNT][ISSI_MAX_LEDS];
  68. uint32_t IS31FL3741_get_cw_sw_position(uint8_t cs, uint8_t sw) {
  69. uint32_t pos = 0;
  70. if (cs < 31) {
  71. if (sw < 7) {
  72. pos = (sw - 1) * 30 + (cs - 1);
  73. } else {
  74. pos = 0xB4 + (sw - 7) * 30 + (cs - 1);
  75. }
  76. } else {
  77. pos = 0xB4 + 0x5A + (sw - 1) * 9 + (cs - 31);
  78. }
  79. return pos;
  80. }
  81. void IS31FL3741_write_register(uint8_t addr, uint8_t reg, uint8_t data) {
  82. g_twi_transfer_buffer[0] = reg;
  83. g_twi_transfer_buffer[1] = data;
  84. #if ISSI_PERSISTENCE > 0
  85. for (uint8_t i = 0; i < ISSI_PERSISTENCE; i++) {
  86. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 2, ISSI_TIMEOUT) == 0) break;
  87. }
  88. #else
  89. i2c_transmit(addr << 1, g_twi_transfer_buffer, 2, ISSI_TIMEOUT);
  90. #endif
  91. }
  92. bool IS31FL3741_write_pwm_buffer(uint8_t addr, uint8_t *pwm_buffer) {
  93. // unlock the command register and select PG2
  94. IS31FL3741_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  95. IS31FL3741_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_PWM0);
  96. for (int i = 0; i < 342; i += 18) {
  97. g_twi_transfer_buffer[0] = i % 180;
  98. if (i == 180) {
  99. // unlock the command register and select PG2
  100. IS31FL3741_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  101. IS31FL3741_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_PWM1);
  102. }
  103. memcpy(g_twi_transfer_buffer + 1, pwm_buffer + i, 18);
  104. #if ISSI_PERSISTENCE > 0
  105. for (uint8_t i = 0; i < ISSI_PERSISTENCE; i++) {
  106. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 19, ISSI_TIMEOUT) != 0) {
  107. return false;
  108. }
  109. }
  110. #else
  111. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 19, ISSI_TIMEOUT) != 0) {
  112. return false;
  113. }
  114. #endif
  115. }
  116. // transfer the left cause the total number is 351
  117. g_twi_transfer_buffer[0] = 162;
  118. memcpy(g_twi_transfer_buffer + 1, pwm_buffer + 342, 9);
  119. #if ISSI_PERSISTENCE > 0
  120. for (uint8_t i = 0; i < ISSI_PERSISTENCE; i++) {
  121. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 10, ISSI_TIMEOUT) != 0) {
  122. return false;
  123. }
  124. }
  125. #else
  126. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 10, ISSI_TIMEOUT) != 0) {
  127. return false;
  128. }
  129. #endif
  130. return true;
  131. }
  132. void IS31FL3741_init(uint8_t addr) {
  133. // In order to avoid the LEDs being driven with garbage data
  134. // in the LED driver's PWM registers, shutdown is enabled last.
  135. // Set up the mode and other settings, clear the PWM registers,
  136. // then disable software shutdown.
  137. // Unlock the command register.
  138. // Unlock the command register.
  139. IS31FL3741_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  140. // Select PG4
  141. IS31FL3741_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_FUNCTION);
  142. // Set to Normal operation
  143. IS31FL3741_write_register(addr, ISSI_REG_CONFIGURATION, 0x01);
  144. // Set Golbal Current Control Register
  145. IS31FL3741_write_register(addr, ISSI_REG_GLOBALCURRENT, 0xFF);
  146. // Set Pull up & Down for SWx CSy
  147. IS31FL3741_write_register(addr, ISSI_REG_PULLDOWNUP, 0x77);
  148. // IS31FL3741_update_led_scaling_registers(addr, 0xFF, 0xFF, 0xFF);
  149. // Wait 10ms to ensure the device has woken up.
  150. wait_ms(10);
  151. }
  152. void IS31FL3741_set_color(int index, uint8_t red, uint8_t green, uint8_t blue) {
  153. if (index >= 0 && index < DRIVER_LED_TOTAL) {
  154. is31_led led = g_is31_leds[index];
  155. uint32_t rp = 0, gp = 0, bp = 0;
  156. rp = IS31FL3741_get_cw_sw_position(led.rcs, led.rsw);
  157. gp = IS31FL3741_get_cw_sw_position(led.gcs, led.gsw);
  158. bp = IS31FL3741_get_cw_sw_position(led.bcs, led.bsw);
  159. g_pwm_buffer[led.driver][rp] = red;
  160. g_pwm_buffer[led.driver][gp] = green;
  161. g_pwm_buffer[led.driver][bp] = blue;
  162. g_pwm_buffer_update_required = true;
  163. }
  164. }
  165. void IS31FL3741_set_color_all(uint8_t red, uint8_t green, uint8_t blue) {
  166. for (int i = 0; i < DRIVER_LED_TOTAL; i++) {
  167. IS31FL3741_set_color(i, red, green, blue);
  168. }
  169. }
  170. void IS31FL3741_set_led_control_register(uint8_t index, bool red, bool green, bool blue) {
  171. is31_led led = g_is31_leds[index];
  172. uint32_t scaling_register_r = IS31FL3741_get_cw_sw_position(led.rcs, led.rsw);
  173. uint32_t scaling_register_g = IS31FL3741_get_cw_sw_position(led.gcs, led.gsw);
  174. uint32_t scaling_register_b = IS31FL3741_get_cw_sw_position(led.bcs, led.bsw);
  175. if (red) {
  176. g_scaling_registers[led.driver][scaling_register_r] = 0xFF;
  177. } else {
  178. g_scaling_registers[led.driver][scaling_register_r] = 0x00;
  179. }
  180. if (green) {
  181. g_scaling_registers[led.driver][scaling_register_g] = 0xFF;
  182. } else {
  183. g_scaling_registers[led.driver][scaling_register_g] = 0x00;
  184. }
  185. if (blue) {
  186. g_scaling_registers[led.driver][scaling_register_b] = 0xFF;
  187. } else {
  188. g_scaling_registers[led.driver][scaling_register_b] = 0x00;
  189. }
  190. g_scaling_registers_update_required[led.driver] = true;
  191. }
  192. void IS31FL3741_update_pwm_buffers(uint8_t addr1, uint8_t addr2) {
  193. if (g_pwm_buffer_update_required) {
  194. IS31FL3741_write_pwm_buffer(addr1, g_pwm_buffer[0]);
  195. }
  196. g_pwm_buffer_update_required = false;
  197. }
  198. void IS31FL3741_set_pwm_buffer(const is31_led *pled, uint8_t red, uint8_t green, uint8_t blue) {
  199. uint32_t rp = 0, gp = 0, bp = 0;
  200. rp = IS31FL3741_get_cw_sw_position(pled->rcs, pled->rsw);
  201. gp = IS31FL3741_get_cw_sw_position(pled->gcs, pled->gsw);
  202. bp = IS31FL3741_get_cw_sw_position(pled->bcs, pled->bsw);
  203. g_pwm_buffer[pled->driver][rp] = red;
  204. g_pwm_buffer[pled->driver][gp] = green;
  205. g_pwm_buffer[pled->driver][bp] = blue;
  206. g_pwm_buffer_update_required = true;
  207. }
  208. void IS31FL3741_update_led_control_registers(uint8_t addr, uint8_t index) {
  209. if (g_scaling_registers_update_required[index]) {
  210. // unlock the command register and select PG2
  211. IS31FL3741_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  212. IS31FL3741_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_SCALING_0);
  213. for (int i = 0; i < 180; ++i) {
  214. IS31FL3741_write_register(addr, i, g_scaling_registers[0][i]);
  215. }
  216. // unlock the command register and select PG3
  217. IS31FL3741_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  218. IS31FL3741_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_SCALING_1);
  219. for (int i = 0; i < 171; ++i) {
  220. IS31FL3741_write_register(addr, i, g_scaling_registers[0][180 + i]);
  221. }
  222. }
  223. }
  224. void IS31FL3741_set_scaling_registers(const is31_led *pled, uint8_t red, uint8_t green, uint8_t blue) {
  225. uint32_t rp = 0, gp = 0, bp = 0;
  226. rp = IS31FL3741_get_cw_sw_position(pled->rcs, pled->rsw);
  227. gp = IS31FL3741_get_cw_sw_position(pled->gcs, pled->gsw);
  228. bp = IS31FL3741_get_cw_sw_position(pled->bcs, pled->bsw);
  229. g_scaling_registers[pled->driver][rp] = red;
  230. g_scaling_registers[pled->driver][gp] = green;
  231. g_scaling_registers[pled->driver][bp] = blue;
  232. }