is31fl3733-simple.c 8.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252
  1. /* Copyright 2017 Jason Williams
  2. * Copyright 2018 Jack Humbert
  3. * Copyright 2018 Yiancar
  4. * Copyright 2021 Doni Crosby
  5. * Copyright 2021 Leo Deng
  6. *
  7. * This program is free software: you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation, either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  19. */
  20. #include "is31fl3733-simple.h"
  21. #include "i2c_master.h"
  22. #include "wait.h"
  23. // This is a 7-bit address, that gets left-shifted and bit 0
  24. // set to 0 for write, 1 for read (as per I2C protocol)
  25. // The address will vary depending on your wiring:
  26. // 00 <-> GND
  27. // 01 <-> SCL
  28. // 10 <-> SDA
  29. // 11 <-> VCC
  30. // ADDR1 represents A1:A0 of the 7-bit address.
  31. // ADDR2 represents A3:A2 of the 7-bit address.
  32. // The result is: 0b101(ADDR2)(ADDR1)
  33. #define ISSI_ADDR_DEFAULT 0x50
  34. #define ISSI_COMMANDREGISTER 0xFD
  35. #define ISSI_COMMANDREGISTER_WRITELOCK 0xFE
  36. #define ISSI_INTERRUPTMASKREGISTER 0xF0
  37. #define ISSI_INTERRUPTSTATUSREGISTER 0xF1
  38. #define ISSI_PAGE_LEDCONTROL 0x00 // PG0
  39. #define ISSI_PAGE_PWM 0x01 // PG1
  40. #define ISSI_PAGE_AUTOBREATH 0x02 // PG2
  41. #define ISSI_PAGE_FUNCTION 0x03 // PG3
  42. #define ISSI_REG_CONFIGURATION 0x00 // PG3
  43. #define ISSI_REG_GLOBALCURRENT 0x01 // PG3
  44. #define ISSI_REG_RESET 0x11 // PG3
  45. #define ISSI_REG_SWPULLUP 0x0F // PG3
  46. #define ISSI_REG_CSPULLUP 0x10 // PG3
  47. #ifndef ISSI_TIMEOUT
  48. # define ISSI_TIMEOUT 100
  49. #endif
  50. #ifndef ISSI_PERSISTENCE
  51. # define ISSI_PERSISTENCE 0
  52. #endif
  53. #ifndef ISSI_PWM_FREQUENCY
  54. # define ISSI_PWM_FREQUENCY 0b000 // PFS - IS31FL3733B only
  55. #endif
  56. #ifndef ISSI_SWPULLUP
  57. # define ISSI_SWPULLUP PUR_0R
  58. #endif
  59. #ifndef ISSI_CSPULLUP
  60. # define ISSI_CSPULLUP PUR_0R
  61. #endif
  62. #ifndef ISSI_GLOBALCURRENT
  63. # define ISSI_GLOBALCURRENT 0xFF
  64. #endif
  65. // Transfer buffer for TWITransmitData()
  66. uint8_t g_twi_transfer_buffer[20];
  67. // These buffers match the IS31FL3733 PWM registers.
  68. // The control buffers match the PG0 LED On/Off registers.
  69. // Storing them like this is optimal for I2C transfers to the registers.
  70. // We could optimize this and take out the unused registers from these
  71. // buffers and the transfers in IS31FL3733_write_pwm_buffer() but it's
  72. // probably not worth the extra complexity.
  73. uint8_t g_pwm_buffer[LED_DRIVER_COUNT][192];
  74. bool g_pwm_buffer_update_required[LED_DRIVER_COUNT] = {false};
  75. /* There's probably a better way to init this... */
  76. #if LED_DRIVER_COUNT == 1
  77. uint8_t g_led_control_registers[LED_DRIVER_COUNT][24] = {{0}};
  78. #elif LED_DRIVER_COUNT == 2
  79. uint8_t g_led_control_registers[LED_DRIVER_COUNT][24] = {{0}, {0}};
  80. #elif LED_DRIVER_COUNT == 3
  81. uint8_t g_led_control_registers[LED_DRIVER_COUNT][24] = {{0}, {0}, {0}};
  82. #elif LED_DRIVER_COUNT == 4
  83. uint8_t g_led_control_registers[LED_DRIVER_COUNT][24] = {{0}, {0}, {0}, {0}};
  84. #endif
  85. bool g_led_control_registers_update_required[LED_DRIVER_COUNT] = {false};
  86. bool IS31FL3733_write_register(uint8_t addr, uint8_t reg, uint8_t data) {
  87. // If the transaction fails function returns false.
  88. g_twi_transfer_buffer[0] = reg;
  89. g_twi_transfer_buffer[1] = data;
  90. #if ISSI_PERSISTENCE > 0
  91. for (uint8_t i = 0; i < ISSI_PERSISTENCE; i++) {
  92. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 2, ISSI_TIMEOUT) != 0) {
  93. return false;
  94. }
  95. }
  96. #else
  97. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 2, ISSI_TIMEOUT) != 0) {
  98. return false;
  99. }
  100. #endif
  101. return true;
  102. }
  103. bool IS31FL3733_write_pwm_buffer(uint8_t addr, uint8_t *pwm_buffer) {
  104. // Assumes PG1 is already selected.
  105. // If any of the transactions fails function returns false.
  106. // Transmit PWM registers in 12 transfers of 16 bytes.
  107. // g_twi_transfer_buffer[] is 20 bytes
  108. // Iterate over the pwm_buffer contents at 16 byte intervals.
  109. for (int i = 0; i < 192; i += 16) {
  110. g_twi_transfer_buffer[0] = i;
  111. // Copy the data from i to i+15.
  112. // Device will auto-increment register for data after the first byte
  113. // Thus this sets registers 0x00-0x0F, 0x10-0x1F, etc. in one transfer.
  114. for (int j = 0; j < 16; j++) {
  115. g_twi_transfer_buffer[1 + j] = pwm_buffer[i + j];
  116. }
  117. #if ISSI_PERSISTENCE > 0
  118. for (uint8_t i = 0; i < ISSI_PERSISTENCE; i++) {
  119. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 17, ISSI_TIMEOUT) != 0) {
  120. return false;
  121. }
  122. }
  123. #else
  124. if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 17, ISSI_TIMEOUT) != 0) {
  125. return false;
  126. }
  127. #endif
  128. }
  129. return true;
  130. }
  131. void IS31FL3733_init(uint8_t addr, uint8_t sync) {
  132. // In order to avoid the LEDs being driven with garbage data
  133. // in the LED driver's PWM registers, shutdown is enabled last.
  134. // Set up the mode and other settings, clear the PWM registers,
  135. // then disable software shutdown.
  136. // Sync is passed so set it according to the datasheet.
  137. // Unlock the command register.
  138. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  139. // Select PG0
  140. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_LEDCONTROL);
  141. // Turn off all LEDs.
  142. for (int i = 0x00; i <= 0x17; i++) {
  143. IS31FL3733_write_register(addr, i, 0x00);
  144. }
  145. // Unlock the command register.
  146. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  147. // Select PG1
  148. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_PWM);
  149. // Set PWM on all LEDs to 0
  150. // No need to setup Breath registers to PWM as that is the default.
  151. for (int i = 0x00; i <= 0xBF; i++) {
  152. IS31FL3733_write_register(addr, i, 0x00);
  153. }
  154. // Unlock the command register.
  155. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  156. // Select PG3
  157. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_FUNCTION);
  158. // Set de-ghost pull-up resistors (SWx)
  159. IS31FL3733_write_register(addr, ISSI_REG_SWPULLUP, ISSI_SWPULLUP);
  160. // Set de-ghost pull-down resistors (CSx)
  161. IS31FL3733_write_register(addr, ISSI_REG_CSPULLUP, ISSI_CSPULLUP);
  162. // Set global current to maximum.
  163. IS31FL3733_write_register(addr, ISSI_REG_GLOBALCURRENT, ISSI_GLOBALCURRENT);
  164. // Disable software shutdown.
  165. IS31FL3733_write_register(addr, ISSI_REG_CONFIGURATION, ((sync & 0b11) << 6) | ((ISSI_PWM_FREQUENCY & 0b111) << 3) | 0x01);
  166. // Wait 10ms to ensure the device has woken up.
  167. wait_ms(10);
  168. }
  169. void IS31FL3733_set_value(int index, uint8_t value) {
  170. if (index >= 0 && index < LED_MATRIX_LED_COUNT) {
  171. is31_led led = g_is31_leds[index];
  172. g_pwm_buffer[led.driver][led.v] = value;
  173. g_pwm_buffer_update_required[led.driver] = true;
  174. }
  175. }
  176. void IS31FL3733_set_value_all(uint8_t value) {
  177. for (int i = 0; i < LED_MATRIX_LED_COUNT; i++) {
  178. IS31FL3733_set_value(i, value);
  179. }
  180. }
  181. void IS31FL3733_set_led_control_register(uint8_t index, bool value) {
  182. is31_led led = g_is31_leds[index];
  183. uint8_t control_register = led.v / 8;
  184. uint8_t bit_value = led.v % 8;
  185. if (value) {
  186. g_led_control_registers[led.driver][control_register] |= (1 << bit_value);
  187. } else {
  188. g_led_control_registers[led.driver][control_register] &= ~(1 << bit_value);
  189. }
  190. g_led_control_registers_update_required[led.driver] = true;
  191. }
  192. void IS31FL3733_update_pwm_buffers(uint8_t addr, uint8_t index) {
  193. if (g_pwm_buffer_update_required[index]) {
  194. // Firstly we need to unlock the command register and select PG1.
  195. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  196. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_PWM);
  197. // If any of the transactions fail we risk writing dirty PG0,
  198. // refresh page 0 just in case.
  199. if (!IS31FL3733_write_pwm_buffer(addr, g_pwm_buffer[index])) {
  200. g_led_control_registers_update_required[index] = true;
  201. }
  202. g_pwm_buffer_update_required[index] = false;
  203. }
  204. }
  205. void IS31FL3733_update_led_control_registers(uint8_t addr, uint8_t index) {
  206. if (g_led_control_registers_update_required[index]) {
  207. // Firstly we need to unlock the command register and select PG0
  208. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
  209. IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_LEDCONTROL);
  210. for (int i = 0; i < 24; i++) {
  211. IS31FL3733_write_register(addr, i, g_led_control_registers[index][i]);
  212. }
  213. g_led_control_registers_update_required[index] = false;
  214. }
  215. }